Insight Global is looking for an IC Design Engineer to join a leading semiconductor company in Colorado Springs, Colorado. This person will be writing RTL code using Verilog/SystemVerilog in support of their silicon product. They will also be debugging issues, reading documentation and producing documentation. This position is centered around high-quality, high-performance Verilog/SystemVerilog RTL implementation based on a design specification, as well as strong RTL debugging. You will work with cross functional teams such as Validation Engineering and Software/Firmware Engineering, as well as provide lab support if needed for silicon as it progresses through validation. This will be a fully onsite position, with regular hours Monday - Friday.
This position includes a yearly 20% bonus, RSUs granted upon signing, 401k including company matching, competitive benefits package, as well as company paid holidays, paid sick leave and vacation time. This position also provides relocation.
We are a company committed to creating inclusive environments where people can bring their full, authentic selves to work every day. We are an equal opportunity employer that believes everyone matters. Qualified candidates will receive consideration for employment opportunities without regard to race, religion, sex, age, marital status, national origin, sexual orientation, citizenship status, disability, or any other status or characteristic protected by applicable laws, regulations, and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or recruiting process, please send a request to
HR@insightglobal.com. The EEOC "Know Your Rights" Poster is available
here.
To learn more about how we collect, keep, and process your private information, please review Insight Global's Workforce Privacy Policy:
https://insightglobal.com/workforce-privacy-policy/ .
- Bachelors degree (in Electrical Engineering, Electronics Engineering, Computer Science, Computer Engineering)
- 1-7 years experience of RTL design
- 1-7 years of experience with Verilog/SystemVerilog
- Strong RTL debugging skills
- Strong written and verbal communication
Benefit packages for this role will start on the 31st day of employment and include medical, dental, and vision insurance, as well as HSA, FSA, and DCFSA account options, and 401k retirement account access with employer matching. Employees in this role are also entitled to paid sick leave and/or other paid time off as provided by applicable law.