We are seeking a skilled System Architect to join our team. In this role, you will develop specifications, architecture, and micro-architecture for digital signal processing and communications algorithms focused on Automotive Ethernet technologies. You will use MATLAB, Simulink, and C/C++ for system modeling and simulations to ensure bit-exact designs ready for implementation. Daily activities include developing system-level simulation suites for copper Ethernet PHY transceivers, performing vector matching verification with RTL simulations, and managing system performance. Additionally, you will define and document chip requirements, create verification and lab test plans, conduct lab testing, debug ASICs, and develop thorough documentation and application notes for customer support.
$91,000 - $146,000
We are a company committed to creating inclusive environments where people can bring their full, authentic selves to work every day. We are an equal opportunity employer that believes everyone matters. Qualified candidates will receive consideration for employment opportunities without regard to race, religion, sex, age, marital status, national origin, sexual orientation, citizenship status, disability, or any other status or characteristic protected by applicable laws, regulations, and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or recruiting process, please send a request to
HR@insightglobal.com. The EEOC "Know Your Rights" Poster is available
here.
To learn more about how we collect, keep, and process your private information, please review Insight Global's Workforce Privacy Policy:
https://insightglobal.com/workforce-privacy-policy/ .
Masters degree or PHD in Digital Signal Processing or related field, with 5-7 years of relevant experience
Strong knowledge of equalizers, timing recovery, echo cancellation, and gain control algorithms.
C/C++ and MATLAB/Simulink.
Experience in architecting communications systems for high-performance ASIC-based products.
Recent experience with wireline algorithms
Hands-on skills in a lab to conduct experiments, analyze results, and debug hardware issues.
· Experience with Ethernet 802.3 PHY transceivers, including Base-T1 implementations.
· Familiarity in Verilog for modeling, simulation, and verification of digital designs
· Strong oral and written communication skills, with an ability to document processes and present findings effectively.
Benefit packages for this role will start on the 31st day of employment and include medical, dental, and vision insurance, as well as HSA, FSA, and DCFSA account options, and 401k retirement account access with employer matching. Employees in this role are also entitled to paid sick leave and/or other paid time off as provided by applicable law.